December 2001



# CLC532 High Speed 2:1 Analog Multiplexer General Description • Adjustab

The CLC532 is a high speed 2:1 multiplexer with active input and output stages. The CLC532 innovative design employs a closed loop design which dramatically improves accuracy. This monolithic device is constructed using an advanced high performance bipolar process.

The CLC532 has been specifically designed to provide settling times of 17ns to 0.01%. Fast settling time, coupled with the adjustable bandwidth, and channel-to-channel isolation is better than 80dB @10MHz. Low distortion (-80dBc) makes the CLC532 an ideal choice for infrared and CCD imaging systems and spurious signal levels make the CLC532 a very suitable choice for both I/Q processors and receivers.

The CLC532 is offered in two industrial versions, CLC532AJP\AJE, specified from  $-40^{\circ}$ C to  $+85^{\circ}$ C and packaged in 14-pin plastic DIP14-pin and SOIC packages.

Enhanced Solutions (Military/Aerospace)

SMD Number: 5962-92035

\*Space level versions also available.

\*For more information, visit http://www.national.com/mil

## **Features**


- 17ns 12-bit settling time to .01%
- Low noise 32µVrms
- High isolation 80dB @ 10MHz
- Low distortion 80dBc @ 5MHz

# **Typical Application**

## Adjustable bandwidth–190MHz(max)

## Applications

- Infrared system multiplexing
- CCD sensor signals
- Radar I/Q switching
- High definition video HDTV
- Test and calibration



### Settling Time vs. $\rm R_L$

**Connection Diagram** CHANNEL A \_ GND +V<sub>cc</sub> CLC532 13 🗖 +V<sub>CC</sub> 12 D COMP. GND 🗖 CHANNEL IN<sub>B</sub> 11 🗖 ООТРОТ DGND 🗖 10 🗖 сомР<sub>2</sub> D<sub>REF</sub> 9 🗖 V<sub>EE</sub> SELECT 🗖 8 🗖 V<sub>EE</sub> CHANNEL DS012716-4 DS012716-2 Pinout **DIP & SOIC Ordering Information** 

Package **Temperature Range** Part Number Package Marking **NSC** Drawing Industrial 14-Pin Plastic DIP -40°C to +85°C CLC532AJP CLC532AJP N14E -40°C to +85°C 14-Pin Plastic SOIC CLC532AJE CLC532AJE M14A

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Positive Supply Voltage (+V <sub>CC</sub> )	-0.5V to +7.0V
Negative Supply Voltage (-V <sub>EE</sub> )	+0.5V to -7.0V
Differential Voltage between any two GND's	200mV
Analog Input Voltage Range	$-V_{EE}$ to $+V_{CC}$
Digital Input Voltage Range	$-V_{EE}$ to $+V_{CC}$
Output Short Circuit Duration (Output Shorted to GND)	Infinite
Operating Temperature Range	–40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Lead Solder Duration (+300°C)	10 sec
ESD Rating	<500V

# **Operating Ratings**

Positive Supply Voltage (+V <sub>CC</sub> )	+5v
Negative Supply Voltage (-V <sub>EE</sub> )	-5.2V or -5.0V
Differential Voltage between any two	(0.) (
GDN's	10mV
Analog Input Voltage Range	±2V
SELECT Input Voltage Range (TTL	
Mode)	0.0V to +3.0V
SELECT Input Voltage Range (ECL	
Mode)	-2.0V to 0.0V
C <sub>COMP</sub> Range (Note 3)	5pF to 100pF
Thermal Resistance ( $\theta_{JC}$ )	
MDIP	55°C/W
SOIC	35°C/W
Thermal Resistance ( $\theta_{JA}$ )	
MDIP	100°C/W
SOIC	105°C/W

## **Electrical Characteristics**

 $(+V_{CC} = +5.0V; -V_{EE} = -5.2V; R_{IN} = 50\Omega; R_{L} = 500\Omega; C_{COMP} = 10pF; ECL Mode, pin 6 = NC)$ 

Symbol	Parameter	Conditions	Тур	Max/Min Ratings (Note 2)		ings Units	
Case Temperature		CLC532AJP/AJE	+25°C	-40°C	+25°C	+85°C	1
Frequenc	y Domain Response	•					
SSBW	-3dB Bandwidth	V <sub>OUT</sub> <0.1V <sub>PP</sub>	190	140	140	110	MHz
LSBW		$V_{OUT} = 2V_{PP}$	45	35	35	30	MHz
	Gain Flatness	$V_{OUT} < 0.1 V_{PP}$					
GFP	Peaking	0.1MHz to 200MHz	0.2	0.7	0.7	0.8	dB
GFR	Rolloff	0.1MHz to 100MHz	1.0	1.8	1.8	2.6	dB
LPD	Linear Phase Deviation	DC to 100MHz	2.0				deg
DG	Differential Gain	$C_{COMP} = 5pF; R_{L} = 150\Omega$	0.05				%
DP	Differential Phase	$C_{COMP} = 5pF; R_{L} = 150\Omega$	0.01				deg
CT10	Crosstalk Rejection	2V <sub>PP</sub> , 10MHz	80	75	75	74	dB
CT20		2V <sub>PP</sub> , 20MHz	74	69	69	68	dB
CT30		2V <sub>PP</sub> , 30MHz	68	63	63	62	dB
Time Don	nain Performance			•			
TRS	Rise and Fall Time	0.5V Step	2.7	3.3	3.3	3.8	ns
TRL		2V Step	10	12.5	12.5	14.5	ns
TS14	Settling Time	±0.0025%	35				ns
TSP	2V Step; from 50% V <sub>OUT</sub>	±0.01%	17	24	24	27	ns
TSS		±0.1%	13	18	18	21	ns
OS	Overshoot	2.0V Step	2	5	5	6	%
SR	Slew Rate		160	130	130	110	V/µs
Switch Pe	erformance			•			
SWT10	Channel to Channel Switching	50% SELECT to 10% V <sub>OUT</sub>	5	7	7	8	ns
SWT90	Time (2V Step at Output)	50% SELECT to 90% V <sub>OUT</sub>	15	20	20	23	ns
ST	Switching Transient		30				mV
Distortion	And Noise Performance	•					
HD2	2nd Harmonic Distortion	2V <sub>PP</sub> , 5MHz	80	67	67	67	dBc
HD3	3rd Harmonic Distortion	2V <sub>PP</sub> , 5MHz	86	68	68	68	dBc
	Equivalent Input Noise						
SNF	Spot Noise Voltage	>1MHz	3.1				nV/
							√Hz

Symbol	Parameter	Conditions	Тур	in 6 = NC) Max/Min Ratings		ngs	Units
					(Note 2)		
	And Noise Performance			1			
INV	Integrated Noise	1MHz to 100MHz	32	42	42	46	μVrms
SNC	Spot Noise Current		3				pA/ √Hz
Static An	d DC Performance		-				
VOS	Analog Output Offset Voltage (Note 5)		1	6.5	3.5	5.5	mV
DVIO	Temperature Coefficient		15	90		20	µV/°C
VOSM	Analog Output Voltage Matching		TBD				mV
IBN	Analog Input Bias Current		50	250	120	120	μA
DIBN	Temperature Coefficient		0.3	2.0		0.8	µA/°C
IBNM	Analog Input Bias Current Matching (Note 5)		TBD				μA
RIN	Analog Input Resistance		200	90	120	120	kΩ
CIN	Analog Input Capacitance		2	3.0	2.5	2.5	pF
GA	Gain Accuracy (Note 5)	±2V	0.998	0.998	0.998	0.998	V/V
GAM	Gain Matching	±2V	TBD				V/V
ILIN	Integral Endpoint Non-Linearity	±1V (Full Scale)	0.02	0.05	0.03	0.03	%FS
VO	Output Voltage	No Load	±3.4	2.4	2.8	2.8	V
IO	Output Current		45	20	30	30	mA
RO	Output Resistance	DC	1.5	4.0	2.5	2.5	Ω
Digital Inj	out Performance						
	ECL Mode (Pin 6 Floating)						
VIH1	Input Voltage Logic HIGH			-1.1	-1.1	-1.1	V
VIL1	Input Voltage Logic LOW			-1.5	-1.5	-1.5	V
IIH1	Input Current Logic HIGH		14	50	30	30	μΑ
IIL1	Input Current Logic LOW		50	270	110	110	μΑ
	TTL Mode (pin 6 = +5V)						
VIH2	Input Voltage Logic HIGH			2.0	2.0	2.0	V
VIL2	Input Voltage Logic LOW			0.8	0.8	0.8	V
IIH2	Input Current Logic HIGH		14	50	30	30	μΑ
IIL2	Input Current Logic LOW		50	270	110	110	μΑ
	quirements						
ICC	Supply Current (+ $V_{CC}$ = +5.0V) (Note 5)	No Load	23	30	28	25	mA
IEE	Supply Current ( $-V_{EE} = -5.2V$ ) (Note 5)	No Load	24	31	30	26	mA
PD	Nominal Power Dissipation	No Load	240				mW
PSRR	Power Supply Rejection Ratio		73	60	64	64	dB

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.


Note 3: The CLC532 does not require external  $C_{\mbox{COMP}}$  capacitors for proper operation.

**Note 4:** Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit maybe impaired. functional operability under any of these conditions is not necessarily implied. Exposure to maximum ratings for extended periods may affect device reliability. **Note 5:** AJ: 100% tested at +25°C, sample tested at +85°C CLC532


# **CLC532**


## Typical Performance Characteristics (+25°C unless otherwise specified)


Small Signal/Phase vs. Load




Recommended compensation Capacitance vs. Load
















Output Impedance



www.national.com




**CLC532** 



Typical Performance Characteristics (+25°C unless otherwise specified) (Continued)







Settling Time vs. R<sub>L</sub> 0.04 Volt Step 2 0.03 100Ω Rı 0.02 Settling Error (%) = 200Ω 0.01 0 -0.01 -0.02 = 500Ω R -0.03 -0.04 0 10 20 30 40 50 60 70 80 90 100 Time (ns)


DS012716-24

2nd Harmonic Distortion vs. V<sub>OUT</sub>; R<sub>L</sub> = 100 $\Omega$ 





3rd Harmonic Distortion vs.  $V_{OUT}$ ;  $R_L = 100\Omega$ 













# Typical Performance Characteristics (+25°C unless otherwise specified) (Continued)

#### **Equivalent Input Noise**





Integral Linearity Error 1.0 0.8 0.6 R  $= 1 k \Omega$ Linearity Error (%) 0.4 0.2 ł 0 -0.2 -0.4 ÷ 500Ω R -0.6 200Ω = -0.8 RL = 100Ω -1.0 -0.2 -1.0 -0.6 0.2 0.6 1.0 -0.8 -0.4 0 0.4 0.8 Analog Input (V) DS012716-30

Large signal Channel-to-Channel Switching





DS012716-32






DS012716-31






## **Application Information**

#### System Timing Diagram




System Transient Timing Diagram



#### Operation

The CLC532 is a 2:1 analog multiplexer with high impedance buffered inputs, and a low distortion, output stage. The CLC532 employs a closed-loop design, which dramatically improves distortion performance. The channel SELECT control *Figure 1* determines which of the two inputs ( $IN_A$  or  $IN_B$ ) is present at the OUTPUT. Beyond the basic multiplexer function, the CLC532 offers compatibility with either TTL or ECL logic families, as well as adjustable bandwidth.



#### Digital Interface and Channel SELECT

The CLC532 functions with ECL, TTL and CMOS logic families,  $D_{REF}$  controls logic compatibility. In normal operation,  $D_{REF}$  is left floating, and the channel SELECT responds to ECL level signals, *Figure 2*. For TTL or CMOS level SELECT inputs (*Figure 3*),  $D_{REF}$  should be tied to +5V (the CLC532 incorporates an internal 2300 $\Omega$  series isolation resistor for the  $D_{REF}$  input). For TTL or CMOS operation, the channel SELECT requires a resistor input network to prevent saturation of the channel select circuitry. Without this input network, channel SELECT logic levels above 3V will cause internal junction saturation and slow switching speeds.




FIGURE 2. ECL Level Channel SELECT Configuration




FIGURE 3. TTL/CMOS Level Channel SELECT Configuration

#### Compensation

The CLC532 incorporates compensation nodes that allow both its bandwidth and its settling time/slew rate to be adjusted. Bandwidth and settling time/slew adjustments are linked, meaning that lowering the bandwidth also lowers slew rate and lengthens settling time. Proper compensation is necessary to optimize system performance. Time domain applications should generally be optimized for lowest RMS noise at the CLC532 output, while maintaining settling time and slew rate at adequate levels to meet system needs. Frequency Domain applications should generally be optimized for maximally flat frequency response.

## Application Information (Continued)

Figure 4 below describes the basic relationship between settling time (T\_S) and R\_S for various values of load capacitance, C<sub>L</sub>, where C<sub>COMP</sub> = 10pF




FIGURE 4. Settling Time and R<sub>s</sub> vs. C<sub>L</sub>

*Figure 5* shows the resulting changes in bandwidth and slew rate for increasing values of  $C_{COMP}$ . The RMS noise at the CLC532 output can be approximated as:

$$OUTPUT_{NOISE_{RMS}} = (n_v)(\sqrt{1.57*BW_{-3 dB}})$$

where....  $n_V$  = input spot noise voltage;

 $BW_{-3dB} = Bandwidth is from Figure 5.$ 




FIGURE 5. C<sub>COMP</sub> for Maximally Flat Frequency Response

#### **Power Supplies and Grounding**

Proper power supply bypassing and grounding is essential to the CLC532's operation.  $0.1\mu$ F to  $.1\mu$ F ceramic chip capacitor should be located very close to the individual power supply pins. Larger +6.8 $\mu$ F tantalum capacitors should be used within a few inches of the CLC532. The ground connections for these larger by-pass capacitors should be symmetrically located relative the CLC532 output load ground connection. Harmonic distortion can be heavily influenced by non-symmetric decoupling capacitor grounding. The smaller chip capacitors located directly at the power supply pins are not particularly susceptible to this effect.

Separation of analog and digital ground planes is not recommended. In most cases, a single low impedance ground plane will provide the best performance. In those special cases requiring separate ground planes, the following table indicates the signal and supply ground connections.

Pin	Functions	Ground Return
1,3	Shield/Supply Returns	Supplies and Inputs
5	D <sub>REF</sub> Ground	D <sub>REF</sub> Currents only

#### Input Shielding

The CLC532 has been designated for use in high speed wide dynamic range systems. Guarding traces and the use of the ground pins separating the analog inputs are recommended to maintain high isolation (*Figure 6*). Likely sources of noise and interference that may couple onto the inputs, are the logic signals and power supplies to the CLC532. Other types if clock and signal traces should not be overlooked, however.




FIGURE 6. Alternate Layout Using Guard Ring

The general rule in maintaining isolation has two facets, minimize the primary return ground current path impedances back to the respective signal sources, while maximizing the impedance associated with common or secondary ground current return paths. Success or failure to optimize input signal isolation can be measured directly as the isolation between the input channels with the CLC532 removed from circuit. The channel-to -channel isolation of the CLC532 can never be better than the isolation level present at its inputs. Special attention must be paid to input termination resistors. Minimizing the return current path that is common to both of the input termination resistors is essential. In the event that a ground return current from one input termination resistor is able to find a secondary path back to its signal source (which also happens to be common with either the primary or secondary return path for the second input termination resistor), a small voltage can appear across the second input termination resistor. The small voltage seen across the second input termination resistor will be highly correlated with the signal generating the initial return currents. This situation will severely degrade channel-to-channel isolation at the input of the CLC532, even if the CLC532 were removed from circuit. Poor isolation at the input will be transmitted directly to the output.

Use of "small" value input termination resistors will also improve channel-to-channel isolation. However, extremely low values ( $<25\Omega$ ) tend to stress the driving source's ability to provide a high-quality input signal to the CLC532. Higher values tend to aggravate any layout dependent crosstalk. 75 $\Omega$  to 50 $\Omega$  is a reasonable target, but the lower the better.

## Application Information (Continued)

#### **Combining Two Signals in ADC Applications**


The CLC532 is applicable in a wide range of circuits and applications. A classic example of this flexibility is combining two or more signals for digitization by an analog-to-digital converter (ADC). A clear understanding of both the multiplexer and the ADC'S operation is needed to optimize this configuration.

To obtain the best performance from the combination, the output of the CLC532 must be an accurate representation of the selected input during the ADC conversion cycle. The time at which the ADC saples the input varies with the type is ADC that is being used.

Subranging ADCs usually have a Track-and-Hold (T/H) at their input. For a successful combination of the multiplexer and the ADC, the multiplexer timing and the T/H timing must be compatible. When the ADC is given a converter command, the T/H transitions from all caps Track mode to all caps Hold mode. The delay between the converter command and this transition is usually specified as Aperture Delay or as Sampling Time Offset.

To maximize the time that the multiplexer output has to settle, and that the T/H has to acquire the signal, the multiplexer should begin its transition from one input to the other immediately after the T/H transition into HOLD mode. Unfortunately it is during the initial portion of the HOLD period that a subranging ADC performs analog processing of the sampled signal. High slew rate transitions on the input during this time may have a detrimental effect on the conversion accuracy.

To minimize the effects of high input slew rates, one of two strategies that can employed. Strategy one applies when the sampling rate of the system is below the rated speed of the ADC. For this case, the CLC532 SELECT timing is delayed until after the multiplexer transition takes place, while the A/D has completed one conversion cycle and is waiting for the next convert command. As an example, if a CLC935 (15MSPS) ADC is being used at 10MSPS, the conversion takes place in the first 67ns after the CONVERT command. The next 33ns are spent waiting for the next CONVERT command. This quite period would be an ideal place to switch the multiplexer from one channel to the next.



**CLC532** 

#### FIGURE 7. Recommend $C_{COMP}$ vs. ADC Sample Rate

Strategy two involves lowering the slew rate at the input of the ADC so that less high frequency to feed through to the hold capacitor during HOLD mode. The CLC532 output signal can be slew limited by increasing its compensation capacitors. This approach also has the advantage of limiting the excess noise passed through the CLC532 to the ADC. *Figure 7* shows the recommended C<sub>COMP</sub> values as a function of ADC sample rate. Since the optimal values will change from one ADC type to the next, this graph should be used as a starting point for C<sub>COMP</sub> selection. Both C<sub>COMP</sub> capacitors should be the same value to maintain output symmetry.

Flash ADCs are similar to subranging ADCs in that the sampling period is very brief. The primary difference is that the acquisition time of a flash converter is much shorter than that of a subranging ADC. It is only during this period that a flash converter is susceptible to interference from a rapidly changing analog input signal. With a flash ADC, the transition of the CLC532 output should be after the sampling instant ("See timing diagram for ADC Aperture Delay" after the CONVERT command).

#### Gain selection for an ADC

In many applications, such as RADAR, the dynamic range requirements may exceed the accuracy requirements. Since wide dynamic range ADC are also typically high accuracy ADCs, this often leads the designer into wrongly selecting an ADC which is a technical overkill and a budget buster. By using the CLC532 as a selectable-gain stage, a less expensive ADC can be used. As an example, if an application calls for 80dB of dynamic Range and 0.05% accuracy, rather than using a 14-bit converter, a 12-bit converter combined with the circuit in *Figure 8* will meet the same objective. The CLC532 is used to select between the analog input signal and a version of the input signal attenuated by 12dB. The circuit affords 14-bit dynamic range, 12-bit accuracy and 12-bit ease of implementation.

**CLC532** 

## Application Information (Continued)




FIGURE 8. Selectable Gain Stage Improves ADC Dynamic Range

#### **Full Wave Rectifier Circuit**

The use of a diode rectifierintroduces significant distortion for signals that are small compared to the diode forward bias voltage. Therefore, when low distortion performance is needed, standard diode based circuits do not work well. The CLC532 can be configured to provide a very low distortion full wave rectifier. The circuit in *Figure 9* is used to select between an analog input signal and an inverted version of the input signal. The resulting output exhibits very little distortion for small scale signals up to several hundred kilohertz.




FIGURE 9. Low Distortion Full Wave Rectifier

#### Use of the CLC532 as a Mixer

A double balanced diode bridge mixer, as shown in *Figure* 10, operates by multiplying the RFsignal input by the LO input signal . This is done by using the LO signal phase to select either the forward or reverse path through the diode bridge. The result is an output where IF=RF when LO>0 and IF=-RF for LO<0. The same function can be obtained with-

the CLC532 circuit shown in *Figure 11*. The CLC532 based circuit uses a digital LO making system design easier in those cases where the LO is digitally derived. Another advantage of the CLC532 based approach is excellent isolation between all three ports. (See the RF design awards article by Thomas Hack in January 1993 of RF Design.)

# Application Information (Continued)




FIGURE 10. Typical Double-Balanced Mixer





FIGURE 11. High-Isolation Mixer Implementation

#### **Evaluation Board**

An evaluation board (part number 730028) for CLC532 is available. This board can be used for fast, trouble-free,

evaluation and characterization of the CLC532. Additionally, this board serves as a template for layout and fabrication information.



## **Notes**

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 National Semiconductor Corporation Americas Email: support@nsc.com
 National Semiconductor Europe

 www.national.com
 Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

 bettsch
 Fax: +49 (0) 69 9508 6208 English

 Tel: +44 (0) 870 24 0 2171 Français
 Tel: +43 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.